



(12) **Patent Application Publication**
NOGUCHI et al.

(43) **Pub. Date:** **Nov. 6, 2008**

Apr. 16, 2005 (KR) 10-2005-0031689

Publication Classification

(52) U.S. Cl. 257/88; 313/504; 257/E51.018

(57) **ABSTRACT**


BUCHANAN, INGERSOLL & ROONEY PC
POST OFFICE BOX 1404
ALEXANDRIA, VA 22313-1404 (US)

(22) Filed: **Jul. 18, 2008**

Provided is an organic light emitting display, in which a semiconductor circuit unit of 2T-1C structure including a switching transistor and a driving transistor formed of single crystalline silicon is formed on a plastic substrate. A method of fabricating the single crystalline silicon includes: growing a single crystalline silicon layer to a predetermined thickness on a crystal growth plate; depositing a buffer layer on the single crystalline silicon layer; forming a partition layer at a predetermined depth in the single crystalline silicon layer by, e.g., implanting hydrogen ions in the single crystalline silicon layer from an upper portion of an insulating layer; attaching a substrate to the buffer layer; and releasing the partition layer of the single crystalline silicon layer by heating the partition layer from the crystal growth plate to obtain a single crystalline silicon layer of a predetermined thickness on the substrate.

Related U.S. Application Data

(62) Division of application No. 11/270,541, filed on Nov. 10, 2005, now Pat. No. 7,416,924.



1




FIG. 2




FIG. 4




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D




FIG. 5E




FIG. 5F




FIG. 5G




FIG. 6A






FIG. 6B




$x\text{-Si}$ PATTERNING

FIG. 6C



SiO_2 DEPOSITION (GATE INSULATOR)

FIG. 6D



Mo or W DEPOSITION & PATTERNING (GATE)

FIG. 6E




FIG. 6F




 B^+ ION INJECTION

FIG. 6G




IMD DEPOSITION & MAKING CONTACT HOLES

FIG. 6H




METAL DEPOSITION & PATTERNING

FIG. 6I



SiO_2 DEPOSITION AND PATTERNING

FIG. 6J



ANODE FORMATION

FIG. 6K






FIG. 6L




HTL DEPOSITION

FIG. 6M



ETL/EM DEPOSITION

FIG. 6N



ORGANIC LIGHT EMITTING DISPLAY WITH SINGLE CRYSTALLINE SILICON TFT AND METHOD OF FABRICATING THE SAME

CROSS-REFERENCE TO RELATED PATENT APPLICATIONS

[0001] This application is a divisional of U.S. application Ser. No. 11/270,541 filed on Nov. 10, 2005, which claims the benefit of Korean Patent Applications No. 10-2004-0091851, filed on Nov. 11, 2004 and No. 10-2005-0031689, filed on Apr. 16, 2005, in the Korean Intellectual Property Office, the disclosures of which are incorporated herein in their entirety by references.

BACKGROUND OF THE DISCLOSURE

[0002] 1. Field of the Disclosure

[0003] The present disclosure relates to an organic light emission display having single crystalline silicon thin film transistor (TFT), and a method of fabricating the organic light emitting display.

[0004] 2. Description of the Related Art

[0005] In active color image display devices using organic light emission diode (OLED), each of a plurality of pixels is formed of a circuit including two transistors and one capacitor. That is, the circuit for each pixel includes a switching transistor for sampling an analog image signal, a memory capacitor storing the image signal, and a driving transistor controlling electric current supplied to the OLED according to voltages of image signals accumulated in the memory capacitor. The above circuit is referred to as two transistors-one capacitor (2T-1C) structure, and an example of the circuit having the 2T-1C structure is disclosed in Japanese Patent Publication No. 2002-156923. The pixel having the 2T-1C structure can be realized on a complementary metal oxide semiconductor (CMOS) that is obtained from a wafer, that is, single crystalline silicon wafer, and it is difficult to realize the 2T-1C structure pixels in a thin film transistor (TFT).

[0006] When the OLED is formed on a glass or a plastic substrate, polycrystalline silicon TFT is used. The polycrystalline silicon has low uniformity, and thus, an additional compensation device is required in order to form the OLED using the polycrystalline silicon TFT. For example, a voltage program (Sarnoff, SID98) that directly compensates driving TFT and a current program (Sony, SID01) that determines current value of the OLED using a current mirror circuit are suggested for compensation. Various other compensation units have been suggested, however, these circuits tend to become complex due to the compensation device and it is difficult to design the circuit including the compensation device. In addition, the compensation device causes some problems.

[0007] Single crystalline silicon is useful for a system on panel (SOP) structure, in which a system is formed on a display panel. The mobility of single crystalline silicon is 300 cm²/Vs or higher, and thus, a high quality switching device used in a display device can be obtained from single crystalline silicon having high mobility. However, single crystalline silicon cannot be used on a substrate that has a poor response to heat, such as a plastic.

SUMMARY OF THE DISCLOSURE

[0008] Embodiments of the present invention provide a method of fabricating an organic light emitting display hav-

ing single crystalline silicon thin film transistor (TFT) by forming silicon crystalline silicon in which a substrate does not experience thermal shock.

[0009] According to an aspect of the present invention, there is provided an organic light emitting display having single crystalline silicon thin film transistor (TFT). The organic light emitting display includes X lines adapted to receive vertical scanning signals and Y lines adapted to receive horizontal driving signals disposed on a plastic substrate to cross each other in a matrix form. The display further includes organic light emitting diodes (OLEDs) disposed on pixel regions defined by the X lines and the Y lines and a semiconductor circuit unit driving the OLEDs, as well as Z lines supplying power for driving the OLEDs to the semiconductor circuit unit. The semiconductor circuit unit includes a switching transistor formed of single crystalline silicon and connected to one of the X lines and one of the Y lines; a driving transistor formed of single crystalline silicon and connected to the OLED; and a memory capacitor. The semiconductor circuit unit has a single crystalline silicon two transistors-one capacitor (2T-1C) structure on the plastic substrate.

[0010] According to another aspect of the present invention, there is provided a method of fabricating an organic light emitting display with single crystalline silicon TFT. The method includes forming a single crystalline silicon on a substrate; fabricating a semiconductor circuit unit for switching and driving OLED pixels using the single crystalline silicon; and fabricating an OLED including an organic light emitting layer on the semiconductor circuit unit. The step of forming of single crystalline silicon layer includes growing a single crystalline silicon layer to a predetermined thickness on a crystal growth plate; depositing a buffer layer on the single crystalline silicon layer; forming a partition layer at a predetermined depth in the single crystalline silicon layer by implanting hydrogen ions in the single crystalline silicon layer from an upper portion of an insulating layer; attaching a substrate to the buffer layer; and releasing the partition layer of the single crystalline silicon layer by heating the partition layer from the crystal growth plate to obtain a single crystalline silicon layer of a predetermined thickness on the substrate.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] The above and other features and advantages of the present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:

[0012] FIG. 1 is an equivalent circuit diagram of an organic light emitting display using single crystalline silicon formed on a plastic substrate according to an embodiment of the present invention;

[0013] FIG. 2 illustrates the layout of a pixel in the organic light emitting display of FIG. 1 according to an embodiment of the present invention;

[0014] FIG. 3 is a cross-sectional view of the organic light emitting display taken along line A-A' of FIG. 2 according to an embodiment of the present invention;

[0015] FIG. 4 is a cross-sectional view of the organic light emitting display taken along line B-B' of FIG. 2 according to an embodiment of the present invention;

[0016] FIGS. 5A through 5G are views illustrating processes of fabricating single crystalline silicon film according to an embodiment of the present invention; and

[0017] FIGS. 6A through 6N are views illustrating processes of fabricating a semiconductor circuit unit using the single crystalline silicon.

DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS

[0018] Hereinafter, an organic light emitting display using single crystalline silicon thin film transistor (TFT) as a switching device and a driving device of an organic light emitting diode (OLED) according to embodiments of the present invention will be described in detail with reference to the accompanying drawings.

[0019] FIG. 1 is an equivalent circuit diagram illustrating a schematic structure of the organic light emitting display according to embodiments of the present invention, and FIG. 2 illustrates a layout of each pixel.

[0020] A display device 1 uses a plastic substrate 11 as a base panel. Referring to FIG. 1, the display device 1 of an embodiment of the present invention has a system on panel (SOP) structure, since single crystalline silicon can be formed on a plastic substrate or a glass substrate according to the fabrication method of an embodiment of the present invention.

[0021] On the substrate 11, a plurality of parallel X lines Xs and a plurality of parallel Y lines Ys are disposed to cross each other to form a matrix. Z lines Zd are disposed parallel to the Y lines Ys with predetermined distances therebetween. Pixels are defined on regions surrounded by the X lines Xs, the Y lines Ys, and the Z lines Zd.

[0022] Vertical scanning signals are applied to the X lines Xs, and horizontal driving signals, that is, image signals, are applied to the Y lines Ys. The X lines Xs are connected to a vertical scanning circuit, and the Y lines Ys are connected to a horizontal driving circuit. The Z lines Zd are connected to a power circuit driving the OLED.

[0023] Each of the pixels includes two transistors (Q1 and Q2) and one capacitor (Cm). A source and a gate of a switching transistor Q1 in each pixel are connected to the X line Xs and the Y line Yx, and a drain of the switching transistor Q1 is connected to a gate of a driving transistor Q2. A memory capacitor Cm accumulates electric charges applied by the operation of the switching transistor Q1 to store image information of the each pixel, and is connected to a gate and a source of the driving transistor Q2 in parallel. An anode of the OLED is connected to a drain of the driving transistor Q2. A cathode K of the OLED corresponds to a common electrode shared by a number or all of the pixels. Here, the switching transistor Q1 is an n-type TFT, and the driving transistor Q2 is a p-type TFT. Single crystalline silicon of the above transistors Q1, Q2 has crystallized direction of [100] or [111].

[0024] Referring to FIG. 2, the Y line Ys and the Z line Zd are disposed parallel to each other, and the X line Xs is disposed to cross the Y and Z lines Ys and Zd. The switching transistor Q1 is located at a portion where the X line Xs and the Y line Yd cross each other, and the driving transistor Q2 is located around a portion where the X line Xs and the Z line Zd cross each other. The memory capacitor Cm is disposed between the switching transistor Q1 and the driving transistor Q2. An upper electrode Cmb of the memory capacitor Cm extends from the Z line Zd, and a lower electrode Cma of the memory capacitor Cm is integrally formed with the drain Q1d of the switching transistor Q1 and the gate Q2g of the driving transistor Q2. The gate Q1g of the switching transistor Q1 is a portion extending from the X line Xs.

[0025] Referring to FIG. 3 illustrating the pixel taken along line A-A' of FIG. 2, a buffer layer 12 formed of an insulating material such as SiON is formed on the substrate 11, and the switching transistor Q1 is formed on the buffer layer 12. The switching transistor Q1 includes a single crystalline silicon layer having the source Q1s, a channel Q1c, and the drain Q1d formed on the buffer layer 12, a first insulating layer 13 formed of SiO₂, and the gate Q1g. An intermetal dielectric (IMD) 14 formed of SiO₂ is formed on the switching transistor Q1, and a source electrode Q1se and a drain electrode Q1de formed of metal are formed on the IMD 14. Lower portions of the above electrodes Q1se and Q1de are electrically connected to the source Q1s and the drain Q1d through penetration holes formed on the IMD 14. The above electrodes Q1se and Q1de, the upper electrode Cmb of the memory capacitor Cm, and the Z line Zd can have structures, in which Mo/Al/Mo or Ti/Al—Cu alloy/Ti are stacked. The gate Q1g of the switching transistor Q1 extends from the X line Xs, and is formed of tungsten.

[0026] A dielectric layer of the memory capacitor Cm is a part of the IMD 14, and the lower electrode Cma is formed of tungsten and is integrally formed with the gate of the driving transistor Q2 as described above.

[0027] A second insulating layer 17 and a third insulating layer 18 are formed on the upper electrode Cmb integrally formed with the Z line Zd and on the source and drain electrodes Q1se and Q1de. In addition, a hole transport layer (HTL), a common electrode (K), that is, the cathode of the OLED, and a fourth insulating layer 19 are disposed on the second and third insulating layers 17 and 18. The fourth insulating layer 19 is a passivation layer for protecting the OLED.

[0028] FIG. 4 is a cross-sectional view of the display taken along line B-B' of FIG. 2, and illustrates entire stacked structure of the driving transistor Q2 and the OLED.

[0029] The buffer layer 12 is formed on the plastic or glass substrate 11, and the driving transistor Q2 that is formed simultaneously with the switching transistor Q1 is formed on the buffer layer 12. Single crystalline silicon layer of the driving transistor Q2 is obtained from the same material as that of the silicon layer used to fabricate the switching transistor Q1. The single crystalline silicon layer includes a source Q2s, a channel Q2c, and a drain Q2d, and the first insulating layer 13 formed of SiO₂ and the gate Q2g are formed. The gate Q2g is integrally formed with the upper electrode Cmb of the memory capacitor Cm using tungsten, as described above.

[0030] The IMD 14 formed of SiO₂ covering the switching transistor Q1 is formed on the driving transistor Q2, and the source electrode Q2se and the drain electrode Q2de formed of metal are formed on the IMD 14. The lower portions of the source and drain electrodes Q2se and Q2de are electrically connected to the source Q2s and the drain Q2d through penetration holes formed on the IMD 14, and the second and third insulating layers 17 and 18 are formed on the source and drain electrodes Q2se and Q2de.

[0031] The HTL is disposed on the third insulating layer 18, and a light emitting layer (EM) and an electron transport layer (ETL) are formed on a predetermined region of the HTL. Then, the common electrode K, that is, the cathode, is formed on the stacked structure of the HTL, EM, and ETL. The fourth insulating layer 19 is formed on the common electrode K. Meanwhile, an anode An that is connected to the drain electrode Q2de and located under the OLED is disposed between

the second and third insulating layers **17** and **18**. The anode An physically contacts the HTL through a window **18a** formed on the third insulating layer **18** to be electrically connected to the HTL.

[0032] The above described layout of the organic light emitting display is an example of the present invention, and the above layout and modifications thereof do not limit the scope of the present invention.

[0033] According to the organic light emitting display of embodiments of the present invention, a semiconductor circuit unit having two transistors-one capacitor (2T-1C) structure for driving the OLED is formed using single crystalline silicon on the substrate weak against heat such as a plastic substrate, without forming a conventional compensation circuit.

[0034] A method of fabricating the organic light emitting display according to embodiments of the present invention will be described as follows.

[0035] Referring to FIG. 5A, a Si epitaxial layer, that is, a single crystalline silicon film **31** and an oxide layer, for example, an oxide buffer layer **32** (formerly **12**) are sequentially formed on a crystal growth plate, that is, an Al_2O_3 substrate **30** for crystal growth, using a crystal growth method. It is desirable that a thickness of the single crystalline Si film **31** is 0.5 μm or less.

[0036] Referring to FIG. 5B, hydrogen ions (H^+) are injected to form an implanted layer at an intermediate portion of the single-crystal Si film **31** as a partition layer **31a**.

[0037] Referring to FIG. 5C, a glass or plastic substrate **10** attached to a supporter **34** by a bond layer **33** is bonded to the Si film **31**. To do this, the oxide buffer layer **32** and the Si film **31** under the oxide buffer layer **32** are activated by oxygen plasma, and the substrate **11** is attached to the Si film **31** in an air atmosphere at room temperature.

[0038] Referring to FIG. 5D, thermal energy, for example, excimer laser of 308 nm, is applied evenly onto the crystal growth plate **30**. The implanted layer, that is, the partition layer **31a**, which experiences strain due to the impurities, is separated by the thermal energy, and then, the Si film **31** is separated into a Si film **31'** at the Al_2O_3 substrate **30** side illustrated in FIG. 5F and a Si film **31** at the glass or plastic substrate **10** side illustrated in FIG. 5E.

[0039] The supporter **34** is separated from the bottom surface of the substrate **11**, and after that, the organic light emitting display having the single crystalline silicon TFT shown in FIGS. 1 through 4 using the substrate **11** in TFT fabrication processes and OLED fabrication processes. In addition, the Al_2O_3 substrate **30** is used again in the processes for growing new single crystalline silicon film. The remaining single crystalline silicon film on the Al_2O_3 substrate **30** is polished before the Al_2O_3 substrate **30** is re-used (refer to FIG. 5G).

[0040] It is preferable that the single crystalline silicon on the substrate **10** is polished to have a predetermined thickness and an even surface by a polishing device before performing the TFT fabrication processes.

[0041] FIGS. 6A through 6N illustrate processes for fabricating the semiconductor circuit unit using the single crystalline silicon.

[0042] Referring to FIG. 6A, single crystalline silicon (x-Si) is formed on a glass or plastic substrate **11** through the above described processes. FIG. 6A illustrates a portion corresponding to a unit pixel of the organic light emitting display.

[0043] Referring to FIG. 6B, the single crystalline silicon is patterned to form islands of single crystalline silicon x-Si that will be used to form the switching transistor **Q1** and the driving transistor **Q2**. The single crystalline silicon x-Si is patterned using well-known conventional patterning method, for example, the photolithography method.

[0044] Referring to FIG. 6C, a gate insulating layer **13** formed of SiO_2 is deposited using a chemical vapor deposition (CVD) method.

[0045] Referring to FIG. 6D, a Mo metal layer or W metal layer is formed on the gate insulating layer **13** using a deposition or a sputtering method, and is patterned in a wet-etching method using a photoresist to form the X line Xs, the gates **Q1g** and **Q2g**, and the lower electrode Cma of the memory capacitor Cm.

[0046] Referring to FIG. 6E, phosphorus (P^+) ions are injected into the single crystalline silicon x-Si that is not covered by the gates **Q1g** and **Q2g** using an ion injection process to obtain the source **Q1s** and the drain **Q1d** of the switching transistor **Q1**. If a mask protecting the single crystalline silicon of the driving transistor **Q2** is additionally deposited on the gate insulating layer **13**, the single crystalline silicon of the driving transistor **Q2** is not doped.

[0047] Referring to FIG. 6F, after forming a photoresist mask protecting the switching transistor **Q1**, boron (B^+) ions are injected onto the silicon to obtain p-type source **Q2s** and drain **Q2d** of the driving transistor **Q2**. If the driving transistor **Q1** is N-doped through the previous processes, it is converted into P-doped transistor through the sufficient doping of B^+ ions. After doping P^+ ions and B^+ ions, single crystalline silicon of the switching transistor **Q1** and single crystalline silicon of the driving transistor **Q2** are activated through an annealing process.

[0048] Referring to FIG. 6G, SiO_2 is deposited on the above stacked layers using the CVD process to form the IMD **14**, and contact holes are formed on the IMD **14** for contacting the switching transistor **Q1** and the driving transistor **Q2**.

[0049] Referring to FIG. 6H, a metal layer is deposited on the IMD **14** and patterned to form the Y line Ys, the Z line Zd, the source and drain electrodes **Q1se** and **Q1de** of the switching transistor **Q1**, the source and drain electrodes **Q2se** and **Q2de** of the driving transistor **Q2**, and the electrode Cmb of the memory capacitor Cm.

[0050] Referring to FIG. 6I, the second insulating layer **17** formed of SiO_2 is deposited on the above stacked layers, and a contact hole **17a** exposing the drain electrode **Q2de** of the driving transistor **Q2** is formed on the second insulating layer **17**.

[0051] Referring to FIG. 6J, a conductive material such as indium tin oxide (ITO) is formed on the second insulating layer **17**, and is patterned to form the anode An of the OLED.

[0052] Referring to FIG. 6K, the third insulating layer **18** is formed on the above stacked layer, and the window **18a** exposing the ITO anode An is formed on the OLED region.

[0053] Referring to FIG. 6L, the HTL is deposited on the entire upper surfaces of the third insulating layer **18** and the ITO anode An.

[0054] Referring to FIG. 6M, the EM and ETL are sequentially deposited on the HTL.

[0055] Referring to FIG. 6N, the common electrode K, that is, the cathode of the OLED and the fourth insulating layer **19** formed of SiO_2 are sequentially deposited on the uppermost stacked layer including the ETL to obtain the organic light emitting display.

[0056] Processes of fabricating the transistor and capacitor driving the pixel are described above, however, according to embodiments of the present invention, the single crystalline silicon is formed on the plastic or glass substrate, an LSI for driving the light emitting display can be performed simultaneously on the same substrate, and thus, the system on panel (SOP) can be realized.

[0057] The above described method of fabricating the transistor and capacitor is an example of a method of fabricating an organic light emitting display including a single crystalline silicon TFT fabricated according to embodiments of the present invention. However, this method can be modified in various ways.

[0058] According to embodiments of the present invention, the organic light emitting display having the semiconductor circuit unit of single crystalline silicon 2T-1C type for driving the OLED on the plastic or glass substrate can be obtained. Instead of the plastic or glass substrate that is susceptible to heat damage in the heat treatment process, the crystal growth plate is used to obtain a high quality single crystalline silicon film. In addition, the partition layer can be formed in the single crystalline silicon film formed on the crystal growth plate in the ion implantation process, and thus, a desired very thin silicon film, the thickness of which is 100 nm or thinner, can be obtained.

[0059] Therefore, according to embodiments of the present invention, since the silicon layer is formed on the plastic substrate or the glass substrate, a system on glass (SOG) or a system on panel (SOP) structure using the single crystalline silicon can be formed. Thus, according to embodiments of the present invention, a high performance TFT having high reproducibility and less performance variation between the elements can be fabricated. In addition, the single crystalline silicon is grown using the Al_2O_3 substrate having a high thermal endurance, and then, moved onto the plastic or glass substrate, and thus, the Al_2O_3 substrate can be repeatedly used to grow new single crystalline silicon. Therefore, according to embodiments of the present invention, a high quality organic light emitting display can be fabricated.

[0060] While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.

What is claimed is:

1. An organic light emitting display having single crystalline silicon thin film transistor (TFT), the organic light emitting display comprising:

X lines adapted to receive vertical scanning signals and Y lines adapted to receive horizontal driving signals disposed on a substrate to cross each other in a matrix form; organic light emitting diodes (OLEDs) disposed on pixel regions defined by the X lines and the Y lines; a semiconductor circuit unit driving the OLEDs; and Z lines supplying power for driving the OLEDs to the semiconductor circuit unit,

wherein the substrate is a plastic substrate, and the semiconductor circuit unit comprises:

a switching transistor formed of single crystalline silicon and connected to one of the X lines and one of the Y lines; a driving transistor formed of single crystalline silicon and connected to the OLED; and a memory capacitor,

wherein the semiconductor circuit unit has a single crystalline silicon two transistors- one capacitor (2T-1C) structure on the plastic substrate.

2. The display of claim 1, wherein an insulating layer is formed on the plastic substrate, and the semiconductor circuit unit having the 2T-1C structure is formed on the insulating layer.

3. The display of claim 1, wherein the single crystalline silicon forming channels of the switching transistor and the driving transistor has a crystallized direction of [100] or [111].

* * * * *

专利名称(译)	具有单晶硅TFT的有机发光显示器及其制造方法		
公开(公告)号	US20080272381A1	公开(公告)日	2008-11-06
申请号	US12/175778	申请日	2008-07-18
[标]申请(专利权)人(译)	三星电子株式会社		
申请(专利权)人(译)	SAMSUNG ELECTRONICS CO. , LTD.		
当前申请(专利权)人(译)	SAMSUNG ELECTRONICS CO. , LTD.		
[标]发明人	NOGUCHI TAKASHI XIANYU WENXU YIN HUAXIANG		
发明人	NOGUCHI, TAKASHI XIANYU, WENXU YIN, HUAXIANG		
IPC分类号	H01L51/50		
CPC分类号	H01L27/1266 H01L27/1255 H01L29/78603 H01L27/3244		
优先权	1020050031689 2005-04-16 KR 1020040091851 2004-11-11 KR		
其他公开文献	US7816678		
外部链接	Espacenet USPTO		

摘要(译)

提供一种有机发光显示器，其中包括开关晶体管和由单晶硅形成的驱动晶体管的2T-1C结构的半导体电路单元形成在塑料基板上。制造单晶硅的方法包括：在晶体生长板上生长单晶硅层至预定厚度；在单晶硅层上沉积缓冲层；通过例如从绝缘层的上部在单晶硅层中注入氢离子，在单晶硅层中形成预定深度的分隔层；将基板附着到缓冲层；通过从晶体生长板加热分隔层，释放单晶硅层的分隔层，以在基板上获得预定厚度的单晶硅层。

